Member Companies » Calypto Design Systems

Calypto Design Systems

News

Cadence Design Systems to Host Second Annual Silicon Valley Power Forward Low-Power Design Summit
S3 Joins Power Forward Initiative
Cadence Low-Power Solution Selected for Global Unichip’s PowerMagic Low-Power Design Methodology
UMC Adopts Cadence 40-Nanometer Reference Flow for Low Power, Verification, Implementation and DFM-Aware Design
Cadence Delivers 28-Nanometer Design Capabilities to TSMC Reference Flow 10.0

View all >>

Community

Calypto Design Systems, Inc. is the technology leader in delivering sequential analysis technology that enables SoC design teams to bridge System Level and RTL for semiconductor design, thereby saving millions of dollars in design costs and silicon re-spins. The company delivers software products to leading edge semiconductor and systems companies worldwide. Calypto is privately held with venture funding from Cipio Partners, JAFCO Ventures, Tallwood Venture Capital and Walden International. For more information visit www.calypto.com.

Advisors

Anmol Mathur
Chief Technology Officer and Founder
Calypto

Anmol has extensive experience and expertise in the areas of formal verification, logic synthesis and arithmetic optimization techniques. Prior to Calypto, he was the architect of the datapath synthesis and optimization group at Ambit Design Systems and Cadence, where he led technology development and productization. Prior to Ambit, Anmol was part of an award-winning team at the MIPS division of SGI that developed and successfully deployed an RTL to gate-level equivalence checker and property checker within the MIPS microprocessor division. Anmol holds a Bachelor of Technology in Computer Science and Engineering from the Indian Institute of Technology, India where he was awarded a gold medal for highest academic achievement by the institute. He holds an MS and PhD in Computer Science from the University of Illinois at Urbana-Champaign, where he was a University of Illinois fellow. Anmol holds multiple patents and has published several papers in the areas of formal verification, logic synthesis and arithmetic optimization techniques.