09a. Track 1: Design and Verification - Cadence Design Systems Video
01-15-2010
Downloads: 18
File size: 24.8kB
Views: 811
 |
09a. Track 1: Design and Verification - Cadence Design Systems Video |
High Level Synthesis Using C-to-Silicon Compiler: A Case Study of Control-Dominated Design – Michael McNamara, Cadence Design Systems