10. Low Power Design Guide - Sequence Design: Early Power Analysis with CPF
07-30-2009
Downloads: 69
File size: 1.1MB
Views: 1,694
 |
10. Low Power Design Guide - Sequence Design: Early Power Analysis with CPF |
Tom Miller, Vice President and Head of R&D, Front-End Products, Sequence Design, Inc.
For power-efficient SoCs, designers must consider power throughout the design flow, particularly at higher levels of abstraction. The chaper on "Front-End Design with CPF" clearly shows that the biggest power reductions occur during architectural tradeoffs. The vast marjority of design work done in the industry starts at the RT level of abstraction, with ESL-based techniques gaining popularity.