|
0. Practical Guide to Low-Power Design - Complete Guide
This is the complete Guide in Zip format. The members of PFI came together to devise, refine and...
|
06/28/2009
|
2,230
|
12
|
|
01. Low power Design Guide - Chapter 1: Introduction
It’s no secret that power is emerging as the most critical issue in system-on-chip (SoC) design...
|
07/23/2009
|
513
|
4
|
|
|
Designing lean, green silicon machines
One of the most important engineering challenges of our time Author: Cadence design Systems Introduction...
|
06/28/2009
|
146
|
1
|
|
Power Forward Initiative Publishes On-Line Guide to Low...
Published in Chip Design April 30, 2008 As the electronics industry moves toward advanced CMOS process...
|
07/31/2009
|
36
|
1
|
|
|
07. Low Power Design Guide - TSMC: Advanced Design for Low...
By L.C. Lu, Deputy Director of the Design Methodology Program at TSMC, and David Lan, Senior Manager...
|
07/30/2009
|
129
|
1
|
|
|
03. Low Power Design Guide: NEC Electronics: Integrating...
By Toshiyuki Saito, Senior Manager, Design Engineering Development Division, NEC Electronics. ©NEC...
|
07/23/2009
|
161
|
1
|
|
12. Track 1: Design and Verification - Q & A Panel
Moderator: Mike Carell, Cadence Design Systems Panelists: Anmol Mathur, Calypto; Michael McNamara...
|
01/15/2010
|
9
|
1
|
|
|
18. Track 2: Implementation and Signoff - Q & A Panel...
Moderator: Anthony Williams, Cadence Design Systems Panelists: : Bob Eisenstadt, Alchip; Albert...
|
01/15/2010
|
32
|
1
|
|
|
13a. Track 2: Implementation and Signoff - Virage Logic...
Implementation of Advanced Power-Aware Memory Compilers – Lisa Minwell, Director, Memory Product...
|
01/15/2010
|
16
|
0
|
|
|
14a. Track 2: Implementation and Signoff - Faraday Semiconductor...
Power-Aware DFT & Test – Albert Chen, Field Applications and Marketing Manager, Faraday...
|
01/15/2010
|
12
|
0
|